收藏本站
LTC2285
16
2285fb
APPLICATIONS INFORMATION
Figure 11. Sinusoidal Single-Ended CLK Drive
Figure 12. CLK Drive Using an LVDS or PECL to CMOS Converter
Figure 13. LVDS or PECL CLK Drive Using a Transformer
The noise performance of the LTC2285 can depend on the
clock signal quality as much as on the analog input. Any
noise present on the clock signal will result in additional
aperture jitter that will be RMS summed with the inherent
ADC aperture jitter.
In applications where jitter is critical, such as when digi-
tizing high input frequencies, use as large an amplitude
as possible. Also, if the ADC is clocked with a sinusoidal
signal, lter the CLK signal to reduce wideband noise and
distortion products generated by the source.
It is recommended that CLKA and CLKB are shorted to-
gether and driven by the same clock source. If a small time
delay is desired between when the two channels sample
the analog inputs, CLKA and CLKB can be driven by two
different signals. If this delay exceeds 1ns, the performance
of the part may degrade. CLKA and CLKB should not be
driven by asynchronous signals.
Figures 12 and 13 show alternatives for converting a
differential clock to the single-ended CLK input. The use
of a transformer provides no incremental contribution
to phase noise. The LVDS or PECL to CMOS translators
provide little degradation below 70MHz, but at 140MHz will
degrade the SNR compared to the transformer solution.
The nature of the received signals also has a large bear-
ing on how much SNR degradation will be experienced.
For high crest factor signals such as WCDMA or OFDM,
where the nominal power level must be at least 6dB to
8dB below full scale, the use of these translators will have
a lesser impact.
The transformer in the example may be terminated with
the appropriate termination for the signaling in use. The
use of a transformer with a 1:4 impedance ratio may be
desirable in cases where lower voltage differential signals
are considered. The center tap may be bypassed to ground
through a capacitor close to the ADC if the differential
signals originate on a different plane. The use of a ca-
pacitor at the input may result in peaking, and depending
on transmission line length may require a 10Ω to 20Ω
ohm series resistor to act as both a low pass lter for
high frequency noise that may be induced into the clock
line by neighboring digital signals, as well as a damping
mechanism for reections.
Maximum and Minimum Conversion Rates
The maximum conversion rate for the LTC2285 is 125Msps.
The lower limit of the LTC2285 sample rate is determined
by droop of the sample-and-hold circuits. The pipelined
architecture of this ADC relies on storing analog signals on
CLK
50Ω
0.1μF
4.7μF
1k
FERRITE
BEAD
CLEAN
SUPPLY
SINUSOIDAL
CLOCK
INPUT
2285 F11
NC7SVU04
LTC2285
CLK
100Ω
0.1μF
4.7μF
FERRITE
BEAD
CLEAN
SUPPLY
IF LVDS USE FIN1002 OR FIN1018.
FOR PECL, USE AZ1000ELT21 OR SIMILAR
2285 F12
LTC2285
CLK
5pF-30pF
ETC1-1T
0.1μF
VCM
FERRITE
BEAD
DIFFERENTIAL
CLOCK
INPUT
2285 F13
LTC2285
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
LTC2289IUP#PBF IC ADC DUAL 10BIT 80MSPS 64QFN
LTC2290IUP#TRPBF IC ADC DUAL 12BIT 10MSPS 64QFN
LTC2298IUP#PBF IC ADC DUAL 14BIT 65MSPS 64QFN
LTC2305CDE#TRPBF IC ADC 12-BIT 2CHN 12-DFN
LTC2306CDD#PBF IC ADC 12BIT 2CH 500KSPS 10-DFN
LTC2351HUH-12#TRPBF IC ADC 12BIT 1.5MSPS 32-QFN
LTC2351HUH-14#TRPBF IC ADC 14BIT 1.5MSPS 32-QFN
LTC2355IMSE-14#TRPBF IC ADC 14BIT 3.5MSPS 10-MSOP
相关代理商/技术参数
LTC2285CUP#TRPBF 功能描述:IC ADC DUAL 14BIT 125MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极
LTC2285CUP-PBF 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 125Msps Low Power 3V ADC
LTC2285CUP-TR 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 125Msps Low Power 3V ADC
LTC2285CUP-TRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 125Msps Low Power 3V ADC
LTC2285IUP 制造商:Linear Technology 功能描述:ADC Dual Pipelined 125Msps 14-bit Parallel 64-Pin QFN EP
LTC2285IUP#PBF 功能描述:IC ADC DUAL 14BIT 125MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6
LTC2285IUP#TRPBF 功能描述:IC ADC DUAL 14BIT 125MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极
LTC2285IUP-3CGPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 135Msps Low Power 3.3V ADC